Pakistan's best MCQs practice hub — FPSC · PPSC · CSS · NTS · Other Exams
Login

The steady-state error of a Type-1 system to a unit step input is:

AZero
B1 / Kv
CInfinite
D1 / (1 + Kp)

Explanation

A Type-1 system contains one open-loop pole at the origin (s = 0, an integrator). For a unit step input, position error constant Kp = infinity, resulting in a steady-state error ess = 1 / (1 + Kp) = 0.

Submitted by: mcqstutor Team More Electrical Engineering MCQs →

No Comments

Leave a comment

Your email address will not be published. Required fields are marked *